Espressif Systems /ESP32-C6 /EXTMEM /L1_CACHE_AUTOLOAD_BUF_CLR_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as L1_CACHE_AUTOLOAD_BUF_CLR_CTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (L1_ICACHE0_ALD_BUF_CLR)L1_ICACHE0_ALD_BUF_CLR 0 (L1_ICACHE1_ALD_BUF_CLR)L1_ICACHE1_ALD_BUF_CLR 0 (L1_ICACHE2_ALD_BUF_CLR)L1_ICACHE2_ALD_BUF_CLR 0 (L1_ICACHE3_ALD_BUF_CLR)L1_ICACHE3_ALD_BUF_CLR 0 (L1_CACHE_ALD_BUF_CLR)L1_CACHE_ALD_BUF_CLR

Description

Cache Autoload buffer clear control register

Fields

L1_ICACHE0_ALD_BUF_CLR

set this bit to clear autoload-buffer inside L1-ICache0. If this bit is active, autoload will not work in L1-ICache0. This bit should not be active when autoload works in L1-ICache0.

L1_ICACHE1_ALD_BUF_CLR

set this bit to clear autoload-buffer inside L1-ICache1. If this bit is active, autoload will not work in L1-ICache1. This bit should not be active when autoload works in L1-ICache1.

L1_ICACHE2_ALD_BUF_CLR

Reserved

L1_ICACHE3_ALD_BUF_CLR

Reserved

L1_CACHE_ALD_BUF_CLR

set this bit to clear autoload-buffer inside L1-Cache. If this bit is active, autoload will not work in L1-Cache. This bit should not be active when autoload works in L1-Cache.

Links

() ()